



24-Bit ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 24 BITS NO MISSING CODES
- SIMULTANEOUS 50Hz AND 60Hz REJECTION (–90dB MINIMUM)
- 0.0015% INL
- 21 BITS EFFECTIVE RESOLUTION (PGA = 1), 19 BITS (PGA = 128)
- PGA GAINS FROM 1 TO 128
- SINGLE CYCLE SETTLING
- PROGRAMMABLE DATA OUTPUT RATES
- EXTERNAL DIFFERENTIAL REFERENCE OF 0.1V TO 5V
- ON-CHIP CALIBRATION
- SPI™ COMPATIBLE
- 2.7V TO 5.25V SUPPLY RANGE
- 600µW POWER CONSUMPTION
- UP TO EIGHT INPUT CHANNELS
- UP TO EIGHT DATA I/O

APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTATION
- WEIGHT SCALES

SPI is a registered trademark of Motorola.


DESCRIPTION

The ADS1242 and ADS1243 are precision, wide dynamic range, delta-sigma, Analog-to-Digital (A/D) converters with 24-bit resolution operating from 2.7V to 5.25V supplies. The delta-sigma, A/D converter provides up to 24 bits of no missing code performance and effective resolution of 21 bits.

The input channels are multiplexed. Internal buffering can be selected to provide a very high input impedance for direct connection to transducers or low-level voltage signals. Burn-out current sources are provided that allow for the detection of an open or shorted sensor. An 8-bit Digital-to-Analog Converter (DAC) provides an offset correction with a range of 50% of the FSR (Full-Scale Range).

The Programmable Gain Amplifier (PGA) provides selectable gains of 1 to 128 with an effective resolution of 19 bits at a gain of 128. The A/D conversion is accomplished with a second-order delta-sigma modulator and programmable FIR filter that provides a simultaneous 50Hz and 60Hz notch. The reference input is differential and can be used for ratiometric conversion.

The serial interface is SPI compatible. Up to eight bits of data I/O are also provided that can be used for input or output. The ADS1242 and ADS1243 are designed for high-resolution measurement applications in smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

V _{DD} to GND	-0.3V to +6V
Input Current	100mA, Momentary
Input Current	10mA, Continuous
A _{IN}	GND - 0.5V to V _{DD} + 0.5V
Digital Input Voltage to GND	-0.3V to V _{DD} + 0.3V
Digital Output Voltage to GND	-0.3V to V _{DD} + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-60°C to +100°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEMO BOARD ORDERING INFORMATION

PRODUCT	DESCRIPTION
ADS1241-EVM	ADS1241 Evaluation Module

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA, QUANTITY
ADS1242 "	TSSOP-16 "	PW "	-40°C to +85°C "	ADS1242 "	ADS1242IPWT ADS1242IPWR	Tape and Reel, 250 Tape and Reel, 2500
ADS1243 "	TSSOP-20 "	PW "	-40°C to +85°C "	ADS1243 "	ADS1243IPWT ADS1243IPWR	Tape and Reel, 250 Tape and Reel, 2500

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com. (2) The ordering number contains grade, temperature range, package, and transport media information, ordering the ADS1242IPWT will get a single 250-piece tape and reel of the ADS1242, Industrial Temperature Range device in a PW package.

DIGITAL CHARACTERISTICS: T_{MIN} to T_{MAX}, V_{DD} 2.7V to 5.25V

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Input/Output Logic Family			CMOS		
Logic Level: V _{IH}		0.8 • V _{DD}		V _{DD}	V
V _{IL} ⁽¹⁾		GND		0.2 • V _{DD}	V
V _{OH}	I _{OH} = 1mA	V _{DD} - 0.4			V
V _{OL}	I _{OL} = 1mA	GND		GND + 0.4	V
Input Leakage: I _{IH}	V _I = V _{DD}			10	μA
I _{IL}	V _I = 0	-10			μA
Master Clock Rate: f _{OSC}		1		5	MHz
Master Clock Period: t _{OSC}	1/f _{OSC}	200		1000	ns

NOTE: (1) V_{IL} for X_{IN} is GND to GND + 0.05V.

ELECTRICAL CHARACTERISTICS: $V_{DD} = 5V$

All specifications T_{MIN} to T_{MAX} , $V_{DD} = +5V$, $f_{MOD} = 19.2kHz$, $PGA = 1$, Buffer ON, $f_{DATA} = 15Hz$, $V_{REF} \equiv (REF\ IN+) - (REF\ IN-) = +2.5V$, unless otherwise specified.

PARAMETER	CONDITIONS	ADS1242 ADS1243			UNITS
		MIN	TYP	MAX	
ANALOG INPUT ($A_{IN0} - A_{IN7}$)					
Analog Input Range	Buffer OFF Buffer ON	GND - 0.1 GND + 0.05		$V_{DD} + 0.1$ $V_{DD} - 1.5$	V V
Full-Scale Input Range	$(IN+) - (IN-)$, See Block Diagram, RANGE = 0 RANGE = 1			$\pm V_{REF}/PGA$ $\pm V_{REF}/(2 \cdot PGA)$	V V
Differential Input Impedance	Buffer OFF		5/PGA		M Ω
Input Current	Buffer ON		0.5		nA
Bandwidth					
$f_{DATA} = 3.75Hz$	-3dB		1.65		Hz
$f_{DATA} = 7.50Hz$	-3dB		3.44		Hz
$f_{DATA} = 15.00Hz$	-3dB		14.6		Hz
Programmable Gain Amplifier	User-Selectable Gain Ranges	1		128	
Input Capacitance			9		pF
Input Leakage Current	Modulator OFF, T = 25°C		5		pA
Burnout Current Sources			2		μA
OFFSET DAC					
Offset DAC Range	RANGE = 0 RANGE = 1		$\pm V_{REF}/(2 \cdot PGA)$ $\pm V_{REF}/(4 \cdot PGA)$		V V
Offset DAC Monotonicity		8			Bits
Offset DAC Gain Error			± 10		%
Offset DAC Gain Error Drift			1		ppm/°C
SYSTEM PERFORMANCE					
Resolution		24		24	Bits
No Missing Codes				± 0.0015	Bits
Integral Nonlinearity	End Point Fit				% of FS
Offset Error ⁽¹⁾			7.5		ppm of FS
Offset Drift ⁽¹⁾			0.02		ppm of FS/°C
Gain Error ⁽¹⁾			0.005		%
Gain Error Drift ⁽¹⁾			0.5		ppm/°C
Common-Mode Rejection	at DC	100			dB
	$f_{CM} = 60Hz, f_{DATA} = 15Hz$		130		dB
	$f_{CM} = 50Hz, f_{DATA} = 15Hz$		120		dB
Normal-Mode Rejection	$f_{SIG} = 50Hz, f_{DATA} = 15Hz$		100		dB
	$f_{SIG} = 60Hz, f_{DATA} = 15Hz$		100		dB
Output Noise			See Typical Characteristics		
Power-Supply Rejection	at DC, dB = $-20 \log(\Delta V_{OUT}/\Delta V_{DD})^{(2)}$	80	95		dB
VOLTAGE REFERENCE INPUT					
Reference Input Range	REF IN+, REF IN-	0		V_{DD}	V
V_{REF}	$V_{REF} \equiv (REF\ IN+) - (REF\ IN-)$, RANGE = 0 RANGE = 1	0.1 0.1	2.5	2.6 V_{DD}	V V
Common-Mode Rejection	at DC		120		dB
Common-Mode Rejection	$f_{VREFCM} = 60Hz, f_{DATA} = 15Hz$		120		dB
Bias Current ⁽³⁾	$V_{REF} = 2.5V$		1.3		μA
POWER-SUPPLY REQUIREMENTS					
Power-Supply Voltage	V_{DD}	4.75		5.25	V
Current	PGA = 1, Buffer OFF		240	375	μA
	PGA = 128, Buffer OFF		450	800	μA
	PGA = 1, Buffer ON		290	425	μA
	PGA = 128, Buffer ON		960	1400	μA
	SLEEP Mode		60		μA
	Read Data Continuous Mode		230		μA
	PDWN		0.5		nA
Power Dissipation	PGA = 1, Buffer OFF		1.2	1.9	mW
TEMPERATURE RANGE					
Operating		-40		+85	°C
Storage		-60		+100	°C

NOTES: (1) Calibration can minimize these errors. (2) ΔV_{OUT} is a change in digital result. (3) 12pF switched capacitor at f_{SAMP} clock frequency.


ELECTRICAL CHARACTERISTICS: $V_{DD} = 3V$

All specifications T_{MIN} to T_{MAX} , $V_{DD} = +3V$, $f_{MOD} = 19.2kHz$, $PGA = 1$, Buffer ON, $f_{DATA} = 15Hz$, $V_{REF} \equiv (REF\ IN+) - (REF\ IN-) = +1.25V$, unless otherwise specified.


PARAMETER	CONDITIONS	ADS1242 ADS1243			UNITS
		MIN	TYP	MAX	
ANALOG INPUT ($A_{IN0} - A_{IN7}$)					
Analog Input Range	Buffer OFF Buffer ON	GND - 0.1 GND + 0.05		$V_{DD} + 0.1$ $V_{DD} - 1.5$	V V
Full-Scale Input Voltage Range	(In+) - (In-) See Block Diagram, RANGE = 0 RANGE = 1			$\pm V_{REF}/PGA$ $\pm V_{REF}/(2 \cdot PGA)$	V V
Input Impedance	Buffer OFF		5/PGA		M Ω
Input Current	Buffer ON		0.5		nA
Bandwidth					
$f_{DATA} = 3.75Hz$	-3dB		1.65		Hz
$f_{DATA} = 7.50Hz$	-3dB		3.44		Hz
$f_{DATA} = 15.00Hz$	-3dB		14.6		Hz
Programmable Gain Amplifier	User-Selectable Gain Ranges	1		128	
Input Capacitance			9		pF
Input Leakage Current	Modulator OFF, T = 25°C		5		pA
Burnout Current Sources			2		μA
OFFSET DAC					
Offset DAC Range	RANGE = 0 RANGE = 1		$\pm V_{REF}/(2 \cdot PGA)$ $\pm V_{REF}/(4 \cdot PGA)$		V V
Offset DAC Monotonicity		8			Bits
Offset DAC Gain Error			± 10		%
Offset DAC Gain Error Drift			2		ppm/°C
SYSTEM PERFORMANCE					
Resolution		24			Bits
No Missing Codes				24	Bits
Integral Nonlinearity	End Point Fit			± 0.0015	% of FS
Offset Error ⁽¹⁾			15		ppm of FS
Offset Drift ⁽¹⁾			0.04		ppm of FS/°C
Gain Error ⁽¹⁾			0.01		%
Gain Error Drift ⁽¹⁾			1.0		ppm/°C
Common-Mode Rejection	at DC	100			dB
	$f_{CM} = 60Hz$, $f_{DATA} = 15Hz$		130		dB
	$f_{CM} = 50Hz$, $f_{DATA} = 15Hz$		120		dB
Normal-Mode Rejection	$f_{SIG} = 50Hz$, $f_{DATA} = 15Hz$		100		dB
	$f_{SIG} = 60Hz$, $f_{DATA} = 15Hz$		100		dB
Output Noise			See Typical Characteristics		
Power-Supply Rejection	at DC, dB = $-20 \log(\Delta V_{OUT}/\Delta V_{DD})^{(2)}$	75	90		dB
VOLTAGE REFERENCE INPUT					
Reference Input Range	REF IN+, REF IN-	0		V_{DD}	V
V_{REF}	$V_{REF} \equiv (REF\ IN+) - (REF\ IN-)$, RANGE = 0 RANGE = 1	0.1 0.1	1.25 2.5	1.30 2.6	V V
Common-Mode Rejection	at DC		120		dB
Common-Mode Rejection	$f_{VREFCM} = 60Hz$, $f_{DATA} = 15Hz$		120		dB
Bias Current ⁽³⁾	$V_{REF} = 1.25$		0.65		μA
POWER-SUPPLY REQUIREMENTS					
Power-Supply Voltage	V_{DD}	2.7		3.3	V
Current	PGA = 1, Buffer OFF		190	375	μA
	PGA = 128, Buffer OFF		460	700	μA
	PGA = 1, Buffer ON		240	375	μA
	PGA = 128, Buffer ON		870	1325	μA
	SLEEP Mode		75		μA
	Read Data Continuous Mode		113		μA
	PDWN = 0		0.5		nA
Power Dissipation	PGA = 1, Buffer OFF		0.6	1.2	mW
TEMPERATURE RANGE					
Operating		-40		+85	°C
Storage		-60		+100	°C

NOTES: (1) Calibration can minimize these errors. (2) ΔV_{OUT} is a change in digital result. (3) 12pF switched capacitor at f_{SAMP} clock frequency.

PIN CONFIGURATION (ADS1242)



PIN CONFIGURATION (ADS1243)




PIN DESCRIPTIONS (ADS1242)

PIN NUMBER	NAME	DESCRIPTION
1	V_{DD}	Power Supply
2	X_{IN}	Clock Input
3	X_{OUT}	Clock Output, used with crystal or ceramic resonator.
4	\overline{PDWN}	Active LOW. Power Down. The power down function shuts down the analog and digital circuits.
5	V_{REF+}	Positive Differential Reference Input
6	V_{REF-}	Negative Differential Reference Input
7	$A_{IN0}/D0$	Analog Input 0/Data I/O 0
8	$A_{IN1}/D1$	Analog Input 1/Data I/O 1
9	$A_{IN2}/D2$	Analog Input 2/Data I/O 2
10	$A_{IN3}/D3$	Analog Input 3/Data I/O 3
11	GND	Ground
12	\overline{CS}	Active LOW, Chip Select
13	D_{IN}	Serial Data Input, Schmitt Trigger
14	D_{OUT}	Serial Data Output
15	SCLK	Serial Clock, Schmitt Trigger
16	\overline{DRDY}	Active LOW, Data Ready

PIN DESCRIPTIONS (ADS1243)

PIN NUMBER	NAME	DESCRIPTION
1	V_{DD}	Power Supply
2	X_{IN}	Clock Input
3	X_{OUT}	Clock Output, used with crystal or ceramic resonator.
4	\overline{PDWN}	Active LOW. Power Down. The power down function shuts down the analog and digital circuits.
5	V_{REF+}	Positive Differential Reference Input
6	V_{REF-}	Negative Differential Reference Input
7	$A_{IN0}/D0$	Analog Input 0/Data I/O 0
8	$A_{IN1}/D1$	Analog Input 1/Data I/O 1
9	$A_{IN4}/D4$	Analog Input 4/Data I/O 4
10	$A_{IN5}/D5$	Analog Input 5/Data I/O 5
11	$A_{IN6}/D6$	Analog Input 6/Data I/O 6
12	$A_{IN7}/D7$	Analog Input 7/Data I/O 7
13	$A_{IN2}/D2$	Analog Input 2/Data I/O 2
14	$A_{IN3}/D3$	Analog Input 3/Data I/O 3
15	GND	Ground
16	\overline{CS}	Active LOW, Chip Select
17	D_{IN}	Serial Data Input, Schmitt Trigger
18	D_{OUT}	Serial Data Output
19	SCLK	Serial Clock, Schmitt Trigger
20	\overline{DRDY}	Active LOW, Data Ready

TIMING CHARACTERISTICS




NOTE: (1) Bit Order = 0.

SCLK Reset Waveform

ADS1242 or ADS1243

Resets On
Falling Edge




$$300 \cdot t_{osc} < t_{12} < 500 \cdot t_{osc}$$

$$t_{13} : > 5 \cdot t_{osc}$$

$$550 \cdot t_{osc} < t_{14} < 750 \cdot t_{osc}$$

$$1050 \cdot t_{osc} < t_{15} < 1250 \cdot t_{osc}$$









TIMING CHARACTERISTICS TABLES

SPEC	DESCRIPTION	MIN	MAX	UNITS
t_1	SCLK Period	4	3	t_{osc} Periods \overline{DRDY} Periods
t_2	SCLK Pulse Width, HIGH and LOW	200		ns
t_3	\overline{CS} LOW to first SCLK Edge; Setup Time ⁽²⁾	0		ns
t_4	D_{IN} Valid to SCLK Edge; Setup Time	50		ns
t_5	Valid D_{IN} to SCLK Edge; Hold Time	50		ns
t_6	Delay between last SCLK edge for D_{IN} and first SCLK edge for D_{OUT} : RDATA, RDATA \overline{C} , RREG, WREG	50		t_{osc} Periods
$t_7^{(1)}$	SCLK Edge to Valid New D_{OUT}		50	ns
$t_8^{(1)}$	SCLK Edge to D_{OUT} , Hold Time	0		ns
t_9	Last SCLK Edge to D_{OUT} Tri-State NOTE: D_{OUT} goes tri-state immediately when \overline{CS} goes HIGH.	6	10	t_{osc} Periods
t_{10}	\overline{CS} LOW time after final SCLK edge.	0		ns
t_{11}	Final SCLK edge of one command until first edge SCLK of next command: RREG, WREG \overline{DSYNC} , SLEEP, \overline{RESET} , RDATA, RDATA \overline{C} , STOPC SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL SELFCAL RESET (also SCLK Reset)	4 2 4 16		t_{osc} Periods \overline{DRDY} Periods \overline{DRDY} Periods
t_{16}	Pulse Width	4		t_{osc} Periods
t_{17}	Allowed analog input change for next valid conversion		5000	t_{osc} Periods
t_{18}	DOR update, DOR data not valid	4		t_{osc} Periods

NOTE: (1) Load = 20pF || 10k Ω to GND. (2) \overline{CS} may be tied LOW.







TYPICAL CHARACTERISTICS

All specifications, $V_{DD} = +5V$, $f_{OSC} = 2.4576MHz$, $PGA = 1$, $f_{DATA} = 15Hz$, $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$, unless otherwise specified.






TYPICAL CHARACTERISTICS (Cont.)

All specifications, $V_{DD} = +5V$, $f_{OSC} = 2.4576MHz$, $PGA = 1$, $f_{DATA} = 15Hz$, $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$, unless otherwise specified.



TYPICAL CHARACTERISTICS (Cont.)

All specifications, $V_{DD} = +5V$, $f_{OSC} = 2.4576MHz$, $PGA = 1$, $f_{DATA} = 15Hz$, $V_{REF} \equiv (REF\ IN+) - (REF\ IN-) = +2.5V$, unless otherwise specified.



OVERVIEW

INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 1. For Example, if $A_{IN}0$ is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. Under this method, it is possible to have up to eight fully differential input channels for the ADS1243, and four differential input pins for the ADS1242.

In addition, current sources are supplied that will source or sink current to detect open or short circuits on the input pins.




FIGURE 1. Input Multiplexer Configuration.

BURNOUT CURRENT SOURCES

When the Burnout bit is set in the ACR configuration register, two current sources are enabled. The current source on the positive input channel sources approximately $2\mu\text{A}$ of current. The current source on the negative input channel sinks approximately $2\mu\text{A}$. This allows for the detection of an open circuit (full-scale reading) or short circuit (0V differential reading) on the selected input differential pair.

INPUT BUFFER

The input impedance of the ADS1242 and ADS1243 without the buffer is $5\text{M}\Omega/\text{PGA}$. With the buffer enabled the input voltage range is reduced, and the analog power-supply current is higher. The buffer is controlled by the state of the BUFFER bit in the ACR register.

PGA

The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128. Using the PGA can actually improve the effective resolution of the A/D converter. For instance, with a PGA of 1 on a 5V full-scale signal, the A/D converter can resolve up to $1\mu\text{V}$. With a PGA of 128 and a full-scale signal of 40mV, the A/D converter can resolve up to 75nV. With a PGA of 1, this would require a 26-bit A/D converter to resolve up to 75nV. AV_{DD} current increases with higher PGA settings.

PGA OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA using the ODAC (Offset DAC) register. The ODAC register is an 8-bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Using the offset DAC does not reduce the performance of the A/D converter.

MODULATOR

The modulator is a single-loop second-order system. The modulator runs at a clock speed (f_{MOD}) that is derived from the external clock (f_{OSC}). The frequency division is determined by the SPEED bit in the SETUP register, as shown in Table I. For the same DATA RATE Bit selection, the noise performance will be the same regardless of output rate.

f_{OSC}	SPEED BIT	f_{MOD}	DATA RATE			1st NOTCH FREQ.
			00	01	10	
2.4576MHz	0	19,200Hz	15Hz	7.5Hz	3.75Hz	50/60Hz
	1	9,600Hz	7.5Hz	3.75Hz	1.875Hz	25/30Hz
4.9152MHz	0	38,400Hz	30Hz	15Hz	7.5Hz	100/120Hz
	1	19,200Hz	15Hz	7.5Hz	3.75Hz	50/60Hz

TABLE I. Output Configuration.

CALIBRATION

The offset and gain errors in the ADS1242 and ADS1243, or the complete system, can be minimized with calibration. Internal calibration of the ADS1242 and ADS1243 is called self calibration. This is handled with three commands. One command does both offset and gain calibration. There is also a gain calibration command and an offset calibration command. Each calibration process takes two t_{DATA} periods to complete. Therefore, it takes four t_{DATA} periods to complete both an offset and gain calibration.

For system calibration, the appropriate signal must be applied to the differential inputs. The system offset command requires a "zero" input differential signal. It then computes an offset that will nullify offset in the differential system. The system gain command requires a positive "full-scale" input signal. It then computes a value to nullify gain errors in the system. Each of these calibrations will take two t_{DATA} periods to complete.

Calibration should be performed after power on, a change in temperature, or a change of the PGA. The RANGE bit (ACR bit 2) must be zero during calibration. For operation with a reference voltage greater than $(V_{\text{DD}} - 1.5)$ volts, the buffer must also be turned off during calibration.

Calibration will remove the effects of the ODAC, therefore, changes to the ODAC register must be done after calibration, otherwise the calibration will remove the effects of the offset.

At the completion of calibration, the $\overline{\text{DRDY}}$ signal goes LOW which indicates the calibration is finished and valid data is available.

DIGITAL FILTER

The ADS1242 and ADS1243 have a 1279 taps modified linear phase digital filter on board that a user can configure various output data rates. When a 2.4576MHz crystal is used, the device can be programmed to an output data rate of 15Hz, 7.5Hz, or 3.75Hz. Under these conditions, the digital filter rejects both 50Hz and 60Hz interference down to at least -90dB of full-scale input. Figure 2 shows the various conditions that the user can configure ADS1242 and ADS1243 on-board digital filter to perform various data output rates to get different line rejection frequencies.

If a different data output rate is desired, a different crystal frequency can be used. However, the rejection frequencies will shift accordingly. For example, 3.6864MHz CLK with default register condition will have:

$$(3.6864\text{MHz}/2.4576\text{MHz}) \cdot 15\text{Hz} = 22.5\text{Hz of data output rate}$$

and the first and second notch will be:

$$1.5 \cdot (50\text{Hz and } 60\text{Hz}) = 75\text{Hz and } 90\text{Hz}$$

EXTERNAL VOLTAGE REFERENCE

The ADS1242 and ADS1243 require an external voltage reference. The selection for the voltage reference value is made through the ACR register.

The external voltage reference is differential and is represented by the voltage difference between the pins: $+V_{\text{REF}}$ and $-V_{\text{REF}}$. The absolute voltage on either pin, $+V_{\text{REF}}$ or $-V_{\text{REF}}$, can range from GND to V_{DD} . However, the following limitations apply:

For $V_{\text{DD}} = 5.0\text{V}$ and RANGE = 0 in the ACR, the differential V_{REF} must not exceed 2.5V.

For $V_{\text{DD}} = 5.0\text{V}$ and RANGE = 1 in the ACR, the differential V_{REF} must not exceed 5V.

For $V_{\text{DD}} = 3.0\text{V}$ and RANGE = 0 in the ACR, the differential V_{REF} must not exceed 1.25V.

For $V_{\text{DD}} = 3.0\text{V}$ and RANGE = 1 in the ACR, the differential V_{REF} must not exceed 2.5V.




FIGURE 2. Filter Frequency Responses.

CLOCK GENERATOR

The clock source for the ADS1242 and ADS1243 can be provided from a crystal, ceramic resonator, oscillator, or external clock. When the clock source is a crystal or ceramic resonator, external capacitors must be provided to ensure start-up and stable clock frequency. This is shown in Figure 3 and Table II.

When the external clock is used, X_{IN} becomes the clock input pin. In this case, X_{OUT} pin should be unconnected.




FIGURE 3. Crystal or Ceramic Resonator Connection.

CLOCK SOURCE	FREQUENCY	C ₁	C ₂	PART NUMBER
Crystal	2.4576	0-20pF	0-20pF	ECS, ECSD 2.45 - 32
Crystal	4.9152	0-20pF	0-20pF	ECS, ECSD 4.91
Crystal	4.9152	0-20pF	0-20pF	ECS, ECSD 4.91
Crystal	4.9152	0-20pF	0-20pF	CTS, MP 042 4M9182

TABLE II. Typical Clock Sources.

DATA I/O INTERFACE

The ADS1242 has four pins and the ADS1243 has eight pins that serve a dual purpose as both analog inputs and data I/O. These pins are configured through the IOCON, DIR, and DIO registers. These pins can be individually configured as either analog inputs or data I/O. This is shown in Figure 4.

The IOCON register defines the pin as either an analog input or data I/O. The default power-up state is an analog input. If the pin is configured as an analog input in the IOCON register, the DIR and DIO registers have no effect on the state of the pin.

If the pin is configured as data I/O in the IOCON register, then DIR and DIO are used to control the state of the pin. The DIR register controls the direction of the data pin, either as an input or output. If the pin is configured as an input in the DIR register, then the corresponding DIO register bit reflects the state of the pin. If the pin is configured as an output in the DIR register, then the corresponding DIO register bit value determines the state of the output pin (0 = GND, 1 = V_{DD}).

It is still possible to perform A/D conversions on a pin configured as data I/O. This may be useful as a test mode, where the data I/O pin is driven and an A/D conversion is done on the pin.




FIGURE 4. Analog/Data Interface Pin.

SERIAL INTERFACE

The serial interface is a standard four-wire SPI compatible (D_{IN} , D_{OUT} , SCLK, and \overline{CS}). The serial interface can be clocked up to $f_{OSC}/4$. If \overline{CS} goes HIGH, the serial interface is reset. when \overline{CS} goes LOW, a new command is expected. Serial communications can occur independent of \overline{DRDY} . \overline{DRDY} only indicates the validity of data in the data output register.

SYNC OPERATION

SYNC is used to provide precise synchronization of the A/D conversion with an external event.

When the SYNC command is sent, the filter counter is reset on the edge of the last SCLK on the SYNC command. The modulator is held in RESET until the next edge of SCLK is detected. Synchronization occurs on the next rising edge of the system clock after the first SCLK after the SYNC command.

POWER-UP—SUPPLY VOLTAGE RAMP RATE

The power-on reset circuitry was designed to accommodate digital supply ramp rates as slow as 1V/10ms. To ensure proper operation, the power supply should ramp monotonically.

MEMORY

Sixteen registers directly control the various functions of the ADS1242 and ADS1243 can be directly read or written to. Collectively, the registers contain all the information needed to configure the part, such as data format, MUX settings, cal settings, data rate, etc.

RESET

There are two methods of reset. The SCLK pattern, or the RESET command. They both perform the same function.

ADS1242 AND ADS1243 REGISTER BANKS

The operation of the device is set up through individual registers. Collectively, the registers contain all the information needed to configure the part, such as data format, mux

settings, cal settings, data rate, etc. The set of the 16 registers is shown in Table III.

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00 _H	SETUP	ID	ID	ID	ID	BOCS	PGA2	PGA1	PGA0
01 _H	MUX	PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0
02 _H	ACR	DRDY	U/B	SPEED	BUFEN	BIT ORDER	RANGE	DR1	DR0
03 _H	ODAC	SIGN	OSET6	OSET5	OSET4	OSET3	OSET2	OSET1	OSET0
04 _H	DIO	DIO_7	DIO_6	DIO_5	DIO_4	DIO_3	DIO_2	DIO_1	DIO_0
05 _H	DIR	DIR_7	DIR_6	DIR_5	DIR_4	DIR_3	DIR_2	DIR_1	DIR_0
06 _H	IOCON	IO7	IO6	IO5	IO4	IO3	IO2	IO1	IO0
07 _H	OCR0	OCR07	OCR06	OCR05	OCR04	OCR03	OCR02	OCR01	OCR00
08 _H	OCR1	OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR09	OCR08
09 _H	OCR2	OCR23	OCR22	OCR21	OCR20	OCR19	OCR18	OCR17	OCR16
0A _H	FSR0	FSR07	FSR06	FSR05	FSR04	FSR03	FSR02	FSR01	FSR00
0B _H	FSR1	FSR15	FSR14	FSR13	FSR12	FSR11	FSR10	FSR09	FSR08
0C _H	FSR2	FSR23	FSR22	FSR21	FSR20	FSR19	FSR18	FSR17	FSR16
0D _H	DOR2	DOR23	DOR22	DOR21	DOR20	DOR19	DOR18	DOR17	DOR16
0E _H	DOR1	DOR15	DOR14	DOR13	DOR12	DOR11	DOR10	DOR09	DOR08
0F _H	DOR0	DOR07	DOR16	FSR21	DOR04	DOR03	DOR02	DOR01	DOR00

TABLE III. Registers.

DETAILED REGISTER DEFINITIONS

SETUP (Address 00_H) Setup Register

Reset Value = iiiii0000

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
ID	ID	ID	ID	BOCS	PGA2	PGA1	PGA0

bit 7-4 Factory Programmed Bits

bit 3 BOCS: Burnout Current Source
0 = Disabled (default)
1 = Enabled

bit 2-0 PGA2: PGA1: PGA0: Programmable Gain Amplifier Gain Selection
000 = 1 (default)
001 = 2
010 = 4
011 = 8
100 = 16
101 = 32
110 = 64
111 = 128

MUX (Address 01_H) Multiplexer Control Register

Reset Value = 01_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0

bit 7-4 PSEL3: PSEL2: PSEL1: PSEL0: Positive Channel Select

0000 = A_{IN}0 (default)
0001 = A_{IN}1
0010 = A_{IN}2
0011 = A_{IN}3
0100 = A_{IN}4
0101 = A_{IN}5
0110 = A_{IN}6
0111 = A_{IN}7
1xxx = Reserved

bit 3-0 NSEL3: NSEL2: NSEL1: NSEL0: Negative Channel Select

0000 = A_{IN}0
0001 = A_{IN}1 (default)
0010 = A_{IN}2
0011 = A_{IN}3
0100 = A_{IN}4
0101 = A_{IN}5
0110 = A_{IN}6
0111 = A_{IN}7
1xxx = Reserved

ACR (Address 02_H) Analog Control RegisterReset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DRDY	U/B	SPEED	BUFEN	BIT ORDER	RANGE	DR1	DR0

bit 7 **DRDY: Data Ready (Read Only)**
This bit duplicates the state of the DRDY signal.

bit 6 **U/B: Data Format**
0 = Bipolar (default)
1 = Unipolar

U/B	ANALOG INPUT	DIGITAL OUTPUT
0	+FSR	0x7FFFFFFF
	Zero	0x00000000
	-FSR	0x80000000
1	+FSR	0xFFFFFFFF
	Zero	0x00000000
	-FSR	0x00000000

bit 5 **SPEED: Modulator Clock Speed**

0 = $f_{MOD} = f_{OSC}/128$ (default)
1 = $f_{MOD} = f_{OSC}/256$

bit 4 **BUFFER: Buffer Enable**

0 = Buffer Disabled (default)
1 = Buffer Enabled

bit 3 **BIT ORDER: Set Order Bits are Transmitted**

0 = Most Significant Bit Transmitted First (default)
1 = Least Significant Bit Transmitted First

Data is always shifted into the part most significant bit first. Data is always shifted out of the part most significant byte first. This configuration bit only controls the bit order within the byte of data that is shifted out.

bit 2 **RANGE: Range Select**

0 = Full-Scale Output Range Equal to $\pm V_{REF}$ (default).
1 = Full-Scale Output Range Equal to $\pm 1/2 V_{REF}$

NOTE: This allows reference voltages as high as V_{DD} , but even with a 5V reference voltage the calibration must be performed with this bit set to 0.

bit 1-0 **DR1: DR0: Data Rate** ($f_{OSC} = 2.4576\text{MHz}$, SPEED = 0)

00 = 15Hz (default)
01 = 7.5Hz
10 = 3.75Hz
11 = Reserved

ODAC (Address 03_H) Offset DACReset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
SIGN	OSET6	OSET5	OSET4	OSET3	OSET2	OSET1	OSET0

bit 7 **Offset Sign**
0 = Positive
1 = Negative

$$\text{Offset} = \frac{V_{REF}}{2 \bullet \text{PGA}} \bullet \left(\frac{\text{Code}}{127} \right) \quad \text{RANGE} = 0$$

$$\text{Offset} = \frac{V_{REF}}{4 \bullet \text{PGA}} \bullet \left(\frac{\text{Code}}{127} \right) \quad \text{RANGE} = 1$$

NOTE: The offset must be used after calibration or the calibration will nullify the effects.

DIO (Address 04_H) Data I/OReset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0

If the IOCON register is configured for data, a value written to this register will appear on the data I/O pins if the pin is configured as an output in the DIR register. Reading this register will return the value of the data I/O pins.

DIR (Address 05_H) Direction Control for Data I/OReset Value = FF_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0

Each bit controls whether the data I/O pin is an output (= 0) or input (= 1). The default power-up state is as inputs.

IOCON (Address 06_H) I/O Configuration RegisterReset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
IO7	IO6	IO5	IO4	IO3	IO2	IO1	IO0

bit 7-0 **IO7: IO0: Data I/O Configuration**

0 = Analog (default)
1 = Data

Configuring the pin as a data I/O pin allows it to be controlled through the DIO and DIR registers.

OCR0 (Address 07_H) Offset Calibration Coefficient

(Least Significant Byte)

Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
OCR07	OCR06	OCR05	OCR04	OCR03	OCR02	OCR01	OCR00

OCR1 (Address 08_H) Offset Calibration Coefficient
(Middle Byte)
Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR09	OCR08

OCR2 (Address 09_H) Offset Calibration Coefficient
(Most Significant Byte)
Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
OCR23	OCR22	OCR21	OCR20	OCR19	OCR18	OCR17	OCR16

FSR0 (Address 0A_H) Full-Scale Register
(Least Significant Byte)
Reset Value = 59_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
FSR07	FSR06	FSR05	FSR04	FSR03	FSR02	FSR01	FSR00

FSR1 (Address 0B_H) Full-Scale Register
(Middle Byte)
Reset Value = 55_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
FSR15	FSR14	FSR13	FSR12	FSR11	FSR10	FSR09	FSR08

FSR2 (Address 0C_H) Full-Scale Register
(Most Significant Byte)
Reset Value = 55_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
FSR23	FSR22	FSR21	FSR20	FSR19	FSR18	FSR17	FSR16

DOR2 (Address 0D_H) Data Output Register
(Most Significant Byte) (Read Only)
Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DOR23	DOR22	DOR21	DOR20	DOR19	DOR18	DOR17	DOR16

DOR1 (Address 0E_H) Data Output Register
(Middle Byte) (Read Only)
Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DOR15	DOR14	DOR13	DOR12	DOR11	DOR10	DOR09	DOR08

DOR0 (Address 0F_H) Data Output Register
(Least Significant Byte) (Read Only)
Reset Value = 00_H

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DOR07	DOR06	DOR05	DOR04	DOR03	DOR02	DOR01	DOR00

ADS1242 AND ADS1243 CONTROL

COMMAND DEFINITIONS

The commands listed in Table IV control the operations of the ADS1242 and ADS1243. Some of the commands are stand-alone commands (e.g., RESET) while others require additional bytes (e.g., WREG requires count, and the data bytes).

Operands:

n = count (0 to 127)

r = register (0 to 15)

x = don't care

COMMANDS	DESCRIPTION	OP CODE	2 nd COMMAND BYTE
RDATA	Read Data	0000 0001 (01 _H)	—
RDATA C	Read Data Continuously	0000 0011 (03 _H)	—
STOPC	Stop Read Data Continuously	0000 1111 (0F _H)	—
RREG	Read from REG "rrrr"	0001 rrrr (1x _H)	xxxx_nnnn (# of regs-1)
WREG	Write to REG "rrrr"	0101 rrrr (5x _H)	xxxx_nnnn (# of regs-1)
SELF CAL	Self Cal Offset and Gain	1111 0000 (F0 _H)	—
SELF CAL C	Self Cal Offset	1111 0001 (F1 _H)	—
SELF CAL G	Self Cal Gain	1111 0010 (F2 _H)	—
SYSCAL	Sys Cal Offset	1111 0011 (F3 _H)	—
SYSCAL G	Sys Cal Gain	1111 0100 (F4 _H)	—
DSYNC	Sync DRDY	1111 1100 (FC _H)	—
SLEEP	Put in SLEEP Mode	1111 1101 (FD _H)	—
RESET	Reset to Power-Up Values	1111 1110 (FE _H)	—

NOTE: (1) The received data in format is always MSB First, the data out format is set by the BIT ORDER bit in ACR reg.

TABLE IV. Command Summary.

RDATA–Read Data

Description: Read a single data value from the Data Output Register (DOR) that is the most recent conversion result. This is a 24-bit value.

Operands: None

Bytes: 1

Encoding: 0000 0001

Data Transfer Sequence:



NOTE: (1) For wait time, refer to timing specification.

RDATA C–Read Data Continuous

Description: Read Data Continuous mode enables the continuous output of new data on each \overline{DRDY} . This command eliminates the need to send the Read Data Command on each \overline{DRDY} . This mode may be terminated by either the STOP Read Continuous command or the RESET command.


Operands: None

Bytes: 1

Encoding: 0000 0011

Data Transfer Sequence:

Command terminated when “uuuu uuuu” equals STOPC or RESET.



NOTE: (1) For wait time, refer to timing specification.

STOPC–Stop Continuous


Description: Ends the continuous data output mode.

Operands: None

Bytes: 1

Encoding: 0000 1111

Data Transfer Sequence:



RREG–Read from Registers

Description: Output the data from up to 16 registers starting with the register address specified as part of the instruction. The number of registers read will be one plus the second byte. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.

Operands: r, n

Bytes: 2

Encoding: 0001 rrrr xxxx nnnn

Data Transfer Sequence:

Read Two Registers Starting from Register 01_H (MUX)



NOTE: (1) For wait time, refer to timing specification.

WREG– Write to Register

Description: Write to the registers starting with the register specified as part of the instruction. The number of registers that will be written is one plus the value of the second byte.


Operands: r, n

Bytes: 2

Encoding: 0101 rrrr xxxx nnnn

Data Transfer Sequence:

Write Two Registers Starting from 04_H (DIO)



SELF CAL–Offset and Gain Self Calibration


Description: Starts the process of self calibration. The Offset Control Register (OCR) and the Full-Scale Register (FSR) are updated with new values after this operation.

Operands: None

Bytes: 1

Encoding: 1111 0000

Data Transfer Sequence:



SELFOCAL–Offset Self Calibration


Description: Starts the process of self-calibration for offset. The Offset Control Register (OCR) is updated after this operation.

Operands: None

Bytes: 1

Encoding: 1111 0001

Data Transfer Sequence:



SELFGCAL–Gain Self Calibration


Description: Starts the process of self-calibration for gain. The Full-Scale Register (FSR) is updated with new values after this operation.

Operands: None

Bytes: 1

Encoding: 1111 0010

Data Transfer Sequence:



SYSOCAL–System Offset Calibration


Description: Starts the system offset calibration process. For a system offset calibration, the input should be set to 0V, and the ADS1242 and ADS1243 compute the OCR register value that will compensate for offset errors. The Offset Control Register (OCR) is updated after this operation.

Operands: None

Bytes: 1

Encoding: 1111 0011

Data Transfer Sequence:



SYSGCAL–System Gain Calibration


Description: Starts the system gain calibration process. For a system gain calibration, the input should be set to the reference voltage and the ADS1242 and ADS1243 compute the FSR register value that will compensate for gain errors. The FSR is updated after this operation.

Operands: None

Bytes: 1

Encoding: 1111 0100

Data Transfer Sequence:



SYNC–Sync DRDY


Description: Synchronizes the ADS1242 and ADS1243 to an external event.

Operands: None

Bytes: 1

Encoding: 1111 1100

Data Transfer Sequence:



SLEEP–Sleep Mode


Description: Puts the ADS1242 and ADS1243 into a low power sleep mode. To exit sleep mode strobe SCLK.

Operands: None

Bytes: 1

Encoding: 1111 1101

Data Transfer Sequence:



RESET–Reset to Powerup Values


Description: Restore the registers to their power-up values. This command will also stop the Read Continuous mode.

Operands: None

Bytes: 1

Encoding: 1111 1110

Data Transfer Sequence:



MSB	LSB															
	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	x	rdata	x	rdatac	x	x	x	x	x	x	x	x	x	x	x	stopc
0001	rreg 0	rreg 1	rreg 2	rreg 3	rreg 4	rreg 5	rreg 6	rreg 7	rreg 8	rreg 9	rreg A	rreg B	rreg C	rreg D	rreg E	rreg F
0010	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
0011	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
0100	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
0101	wreg 0	wreg 1	wreg 2	wreg 3	wreg 4	wreg 5	wreg 6	wreg 7	wreg 8	wreg 9	wreg A	wreg B	wreg C	wreg D	wreg E	wreg F
0110	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
0111	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1000	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1001	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1010	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1011	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1100	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1101	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
1110	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
1111	self cal	self ocal	self gcal	sys ocal	sys gcal	x	x	x	x	x	x	x	sync	sleep	reset	x

x = Reserved

TABLE V. Command Map.

SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface (SPI), allows a controller to communicate synchronously with the ADS1242 and ADS1243. The ADS1242 and ADS1243 operate in slave- only mode.

SPI Transfer Formats

During an SPI transfer, data is simultaneously transmitted and received. The SCLK signal synchronizes shifting and sampling of the information on the two serial data lines: D_{IN} and D_{OUT} . The \overline{CS} signal allows individual selection of the ADS1242 or ADS1243 device; an ADS1242 or ADS1243 with \overline{CS} HIGH is not active on the bus.

Serial Clock (SCLK)

SCLK, a Schmitt trigger input to the ADS1242 or ADS1243, is generated by the master device and synchronizes data transfer on the D_{IN} and D_{OUT} lines. When transferring data to or from the ADS1242 or ADS1243, burst mode may be used i.e., multiple bits of data may be transferred back-to-back with no delay in SCLKs or toggling of \overline{CS} .

Chip Select (\overline{CS})

The chip select (\overline{CS}) input of the ADS1242 or ADS1243 must be externally asserted before a master device can exchange data with the ADS1242 or ADS1243. \overline{CS} must be LOW before data transactions and must stay LOW for the duration of the transaction.

DIGITAL INTERFACE

The ADS1242 and ADS1243's programmable functions are controlled using a set of on-chip registers, as outlined previously. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface.

The ADS1242 and ADS1243's serial interface consists of four signals: \overline{CS} , SCLK, D_{IN} , and D_{OUT} . The D_{IN} line is used for transferring data into the on-chip registers while the D_{OUT} line is used for accessing data from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on D_{IN} or D_{OUT}) take place with respect to this SCLK signal.

The \overline{DRDY} line is used as a status signal to indicate when data is ready to be read from the ADS1242 and ADS1243's data register. \overline{DRDY} goes LOW when a new data word is available in the DOR register. It is reset HIGH when a read operation from the data register is complete. It also goes HIGH prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated.

\overline{CS} is used to select the device. It can be used to decode the ADS1242 and ADS1243 in systems where a number of parts are connected to the serial bus.

The timing specifications show the timing diagram for interfacing to the ADS1242 or ADS1243 with \overline{CS} used to decode the part.

The ADS1242 or ADS1243 serial interface can operate in three-wire mode by tying the \overline{CS} input LOW. In this case, the SCLK, D_{IN} , and D_{OUT} lines are used to communicate with the ADS1242 and ADS1243, the status of \overline{DRDY} can be obtained by interrogating bit 7 of the ACR register (address 2_H). This scheme is suitable for interfacing to microcontrollers. If \overline{CS} is required as a decoding signal, it can be generated from a port bit.

DEFINITION OF TERMS

An attempt has been made to be consistent with the terminology used in this data sheet. In that regard, the definition of each term is given as follows:

Analog Input Voltage—the voltage at any one analog input relative to GND.

Analog Input Differential Voltage—given by the following equation: $(IN+) - (IN-)$. Thus, a positive digital output is produced whenever the analog input differential voltage is positive, while a negative digital output is produced whenever the differential is negative.

For example, when the converter is configured with a 2.5V reference and placed in a gain setting of 1, the positive full-scale output is produced when the analog input differential is 2.5V. The negative full-scale output is produced when the differential is $-2.5V$. In each case, the actual input voltages must remain within the GND to V_{DD} range.

Conversion Cycle—the term “conversion cycle” usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, a conversion cycle refers to the t_{DATA} time period.

Data Rate—The rate at which conversions are completed. See definition for f_{DATA} .

$$f_{DATA} = \frac{f_{OSC}}{128 \cdot 2^{SPEED} \cdot 1280 \cdot 2^{DR}}$$

SPEED = 0, 1
DR = 0, 1, 2

Effective Resolution—the effective resolution of the ADS1242 and ADS1243 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and V_{rms} (referenced to input). Computed directly from the converter’s output data, each is a statistical calculation. The conversion from one to the other is shown below.

“Effective number of bits” (ENOB) or “effective resolution” is commonly used to define the usable resolution of the A/D converter. It is calculated from empirical data taken directly from the device. It is typically determined by applying a fixed known signal source to the analog input and computing the standard deviation of the data sample set. The rms

noise defines the $\pm\sigma$ interval about the sample mean (which implies that 95% of the data values fall within this range) and the peak-to-peak noise defines the $\pm 3\sigma$ interval about the sample mean (which implies that 99.6% of the data values fall within this range).

The data from the A/D converter is output as codes, which then can be easily converted to other units, such as ppm or volts. The equations and table below show the relationship between bits or codes, ppm, and volts.

$$ENOB = \log_2 \left(\frac{FS}{\sigma} \right) = 24 - \log_2 (STD_{LSB})$$

ENOB	VOLTS/BIT	VOLTS/BIT
BITS rms	BIPOLAR V_{rms}	UNIPOLAR V_{rms}
	RANGE = 0	RANGE = 0
	$\left(\frac{2 \cdot V_{REF}}{PGA} \right) \frac{1}{2^{ENOB}}$	$\left(\frac{V_{REF}}{PGA} \right) \frac{1}{2^{ENOB}}$
	PGA = 1 $V_{REF} = 2.5$	PGA = 1 $V_{REF} = 2.5$
24	298nV	149nV
22	1.19 μ V	597nV
20	4.77 μ V	2.39 μ V
18	19.1 μ V	9.55 μ V
16	76.4 μ V	38.2 μ V
14	505 μ V	152.7 μ V

f_{OSC} —the frequency of the crystal oscillator or input signal at the X_{IN} input of the ADS1242 and ADS1243.

f_{MOD} —the frequency or speed at which the modulator of the ADS1242 and ADS1243 is running. This depends on the SPEED bit as given by the following equation:

	SPEED = 0	SPEED = 1
mfactor	128	256

$$f_{MOD} = \frac{f_{OSC}}{mfactor} = \frac{f_{OSC}}{128 \cdot 2^{SPEED}}$$

f_{SAMP} —the frequency, or switching speed, of the input sampling capacitor. The value is given by one of the following equations:

PGA SETTING	SAMPLING FREQUENCY
1, 2, 4, 8	$f_{SAMP} = \frac{f_{OSC}}{mfactor}$
16	$f_{SAMP} = \frac{f_{OSC} \cdot 2}{mfactor}$
32	$f_{SAMP} = \frac{f_{OSC} \cdot 4}{mfactor}$
64, 128	$f_{SAMP} = \frac{f_{OSC} \cdot 8}{mfactor}$

f_{DATA} —the frequency of the digital output data produced by the ADS1242 and ADS1243, f_{DATA} is also referred to as the Data Rate.

Full-Scale Range (FSR)—as with most A/D converters, the full-scale range of the ADS1242 and ADS1243 is defined as the “input”, that produces the positive full-scale digital output minus the “input”, that produces the negative full-scale digital output.

For example, when the converter is configured with a 2.5V reference and is placed in a gain setting of 2, the full-scale range is: [1.25V (positive full-scale) minus -1.25V (negative full-scale)] = 2.5V, as shown in Table VI.

Least Significant Bit (LSB) Weight—this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

$$\text{LSB Weight} = \frac{\text{Full-Scale Range}}{2^N}$$

where N is the number of bits in the digital output.

t_{DATA} —the inverse of f_{DATA} , or the period between each data output.

GAIN SETTING	5V SUPPLY ANALOG INPUT ⁽¹⁾			GENERAL EQUATIONS		
	FULL-SCALE RANGE	DIFFERENTIAL INPUT VOLTAGES ⁽²⁾	PGA OFFSET RANGE	FULL-SCALE RANGE	DIFFERENTIAL INPUT VOLTAGES ⁽²⁾	PGA SHIFT RANGE
1	5V	±2.5V	±1.25V	$\frac{2 \cdot V_{REF}}{PGA}$	$\frac{\pm V_{REF}}{PGA}$	$\frac{\pm V_{REF}}{2 \cdot PGA}$
2	2.5V	±1.25V	±0.625V			
4	1.25V	±0.625V	±312.5mV	RANGE = 0		
8	0.625V	±312.5mV	±156.25mV	$\frac{V_{REF}}{PGA}$	$\frac{\pm V_{REF}}{2 \cdot PGA}$	$\frac{\pm V_{REF}}{4 \cdot PGA}$
16	312.5mV	±156.25mV	±78.125mV			
32	156.25mV	±78.125mV	±39.0625mV			
64	78.125mV	±39.0625mV	±19.531mV			
128	39.0625mV	±19.531mV	±9.766mV			
				RANGE = 1		


NOTES: (1) With a 2.5V reference. (2) Refer to electrical specification for analog input voltage range.

TABLE VI. Full-Scale Range versus PGA Setting.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265